




# TEKNIK DIGITAL (A) (TI 2104)

Materi Kuliah ke-10

Counters



National University of Ireland, Galway  
Glanasquilly, Galway


## Overview

- Ripple Counter
- Synchronous Binary Counters
  - Design with D Flip-Flops
  - Design with J-K Flip-Flops
- Serial Vs. Parallel Counters
- Up-down Binary Counter
- Binary Counter with Parallel Load
- BCD Counter, Arbitrary sequence Counters
- Counters in VHDL



# Counters

- A *counter* is a register that goes through a predetermined sequence of states upon the application of clock pulses.
- Counters are categorized as:
  - Ripple Counters:  
The FF output transition serves as a source for triggering other FFs. No common clock.
  - Synchronous Counter:  
All FFs receive the common clock pulse and the change of state is determined from the present state.




## Example: A 4-bit Upward Counting Ripple Counter

Less Significant Bit output is Clock for Next Significant Bit!  
(Clock is active low)

Recall...

(a) JK Flip-Flop			
J	K	Q (t+1)	Operation
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	$\bar{Q}(t)$	Complement



## Example (cont.)

- The output of each FF is connected to the C input of the next FF in sequence.
- The FF holding the least significant bit receives the incoming clock pulses.
- The J and K inputs of all FFs are connected to a permanent logic 1.
- The bubble next to the C label indicates that the FFs respond to the negative-going transition of the input.

## Example (cont.)

### Operation:

- The least significant bit ( $Q_0$ ) is complemented with each negative-edge clock pulse input.
- Every time that  $Q_0$  goes from 1 to 0,  $Q_1$  is complemented.
- Every time that  $Q_1$  goes from 1 to 0,  $Q_2$  is complemented.
- Every time that  $Q_2$  goes from 1 to 0,  $Q_3$  is complemented, and so on.

Upward Counting Sequence			
$Q_3$	$Q_2$	$Q_1$	$Q_0$
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1


# A 4-bit Downward Counting Ripple Counter

- Use direct Set (S) signals instead of direct Reset (R), in order to start at 1111.
- Alternative designs:
  - Change edge-triggering to positive (details in class)
  - Connect the complement output of each FF to the C output of the next FF in the sequence... (homework!)

4-Feb-09

Chapter 5 - ii: Registers (5.4-5.7)

## Using D Flip-Flops



Replace each JK flip-flop with the above D flip-flop and its corresponding combinational logic.

(a) JK Flip-Flop			
J	K	$Q(t+1)$	Operation
0	0	$Q(t)$	No change
0	1	0	Reset
1	0	1	Set
1	1	$\overline{Q}(t)$	Complement

4-Feb-09


Chapter 5 - ii: Register

# Synchronous Binary Counters

- The design procedure for a binary counter is the same as any other synchronous sequential circuit.
- The primary inputs of the circuit are the CLK and any control signals (EN, Load, etc).
- The primary outputs are the FF outputs (present state).
- Most efficient implementations usually use T-FFs or JK-FFs. We will examine JK and D flip-flop designs.

4-Feb-09

Chapter 5 - ii: Registers (5.4-5.7)



## Synchronous Binary Counters:

### J-K Flip Flop Design of a 4-bit Binary Up Counter

TABLE 4-10  
Flip-Flop Excitation Tables

(a) JK Flip-Flop

$Q(t)$	$Q(t+1)$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Present state				Next state				Flip-flop inputs							
$Q_3$	$Q_2$	$Q_1$	$Q_0$	$Q_3$	$Q_2$	$Q_1$	$Q_0$	$J_{Q3}$	$K_{Q3}$	$J_{Q2}$	$K_{Q2}$	$J_{Q1}$	$K_{Q1}$	$J_{Q0}$	$K_{Q0}$
0	0	0	0	0	0	0	1	0	X	0	X	0	X	1	X
0	0	0	1	0	0	1	0	0	X	0	X	1	X	X	1
0	0	1	0	0	0	1	1	0	X	0	X	X	0	1	X
0	0	1	1	0	1	0	0	0	X	1	X	X	1	X	1
0	1	0	0	0	1	0	1	0	X	X	0	0	X	1	X
0	1	0	1	0	1	1	0	0	X	X	0	1	X	X	1
0	1	1	0	0	1	1	1	0	X	X	0	X	0	1	X
0	1	1	1	1	0	0	0	1	X	X	1	X	1	X	1
1	0	0	0	1	0	0	1	X	0	0	X	0	X	1	X
1	0	0	1	1	0	1	0	X	0	0	X	1	X	X	1
1	0	1	0	1	0	1	1	X	0	0	X	X	0	1	X
1	0	1	1	1	1	0	0	X	0	1	X	X	1	X	1
1	1	0	0	1	1	0	1	X	0	X	0	0	X	1	X
1	1	0	1	1	1	1	0	X	0	X	0	1	X	X	1
1	1	1	0	1	1	1	1	X	0	X	0	X	0	1	X
1	1	1	1	0	0	0	0	X	1	X	1	X	1	X	1

4-Feb-09


Chapter 5 - ii: Registers (5.4-5.7)

10

## Synchronous Binary Counters:

### J-K Flip Flop Design of a Binary Up Counter (cont.)

Present state				Next state					
Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	J <sub>Q3</sub>	K <sub>Q3</sub>
0	0	0	0	0	0	0	1	0	X
0	0	0	1	0	0	1	0	0	X
0	0	1	0	0	0	1	1	0	X
0	0	1	1	0	1	0	0	0	X
0	1	0	0	0	1	0	1	0	X
0	1	0	1	0	1	1	0	0	X
0	1	1	0	0	1	1	1	0	X
0	1	1	1	1	0	0	0	1	X
1	0	0	0	1	0	0	1	X	0
1	0	0	1	1	0	1	0	X	0
1	0	1	0	1	0	1	1	X	0
1	0	1	1	1	1	0	0	X	0
1	1	0	0	1	1	0	1	X	0
1	1	0	1	1	1	1	0	X	0
1	1	1	0	1	1	1	1	X	0
1	1	1	1	0	0	0	0	X	1




4-Feb-09

Chapter 5 - ii: Registers (5.4-5.7)

## Synchronous Binary Counters:

### J-K Flip Flop Design of a Binary Up Counter (cont.)

Present state				Next state				Flip-flop	
Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	J <sub>Q2</sub>	K <sub>Q2</sub>
0	0	0	0	0	0	0	1	0	X
0	0	0	1	0	0	1	0	0	X
0	0	1	0	0	0	1	1	0	X
0	0	1	1	0	1	0	0	1	X
0	1	0	0	0	1	0	1	X	0
0	1	0	1	0	1	1	0	X	0
0	1	1	0	0	1	1	1	X	0
0	1	1	1	1	0	0	0	X	1
1	0	0	0	1	0	0	1	0	X
1	0	0	1	1	0	1	0	0	X
1	0	1	0	1	0	1	1	0	X
1	0	1	1	1	1	0	0	1	X
1	1	0	0	1	1	0	1	X	0
1	1	0	1	1	1	1	0	X	0
1	1	1	0	1	1	1	1	X	0
1	1	1	1	0	0	0	0	X	1



4-Feb-09

Chapter 5 - ii: Registers (5.4-5.7)

# Synchronous Binary Counters:

## J-K Flip Flop Design of a Binary Up Counter (cont.)

Present state				Next state				p inputs	
Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	J <sub>Q1</sub>	K <sub>Q1</sub>
0	0	0	0	0	0	0	1	0	X
0	0	0	1	0	0	1	0	1	X
0	0	1	0	0	0	1	1	X	0
0	0	1	1	0	1	0	0	X	1
0	1	0	0	0	1	0	1	0	X
0	1	0	1	0	1	1	0	1	X
0	1	1	0	0	1	1	1	X	0
0	1	1	1	1	0	0	0	X	1
1	0	0	0	1	0	0	1	0	X
1	0	0	1	1	0	1	0	1	X
1	0	1	0	1	0	1	1	X	0
1	0	1	1	1	1	0	0	X	1
1	1	0	0	1	1	0	1	0	X
1	1	0	1	1	1	1	0	1	X
1	1	1	0	1	1	1	1	X	0
1	1	1	1	0	0	0	0	X	1

	1	X	X
	1	X	X
	1	X	X
	1	X	X


$J_{Q1} = Q_0$

X	X	1	
X	X	1	
X	X	1	
X	X	1	

$K_{Q1} = Q_0$

# Synchronous Binary Counters:

## J-K Flip Flop Design of a Binary Up Counter (cont.)



$J_{Q0} = 1$   
 $K_{Q0} = 1$



$J_{Q1} = Q_0$   
 $K_{Q1} = Q_0$

$J_{Q2} = Q_0 Q_1$   
 $K_{Q2} = Q_0 Q_1$

$J_{Q3} = Q_0 Q_1 Q_2$   
 $K_{Q3} = Q_0 Q_1 Q_2$

## Synchronous Binary Counters:

### J-K Flip Flop Design of a Binary Up Counter with EN and CO



EN = enable control signal, when 0 counter remains in the same state, when 1 it counts

CO = carry output signal, used to extend the counter to more stages

$$\begin{aligned}
 J_{Q0} &= 1 \cdot EN \\
 K_{Q0} &= 1 \cdot EN \\
 J_{Q1} &= Q_0 \cdot EN \\
 K_{Q1} &= Q_0 \cdot EN \\
 J_{Q2} &= Q_0 \cdot Q_1 \cdot EN \\
 K_{Q2} &= Q_0 \cdot Q_1 \cdot EN \\
 J_{Q3} &= Q_0 \cdot Q_1 \cdot Q_2 \cdot EN \\
 K_{Q3} &= Q_0 \cdot Q_1 \cdot Q_2 \cdot EN \\
 CO &= Q_0 \cdot Q_1 \cdot Q_2 \cdot EN
 \end{aligned}$$

4-Feb-09

Chapter 5 - ii: Registers (5.4-5.7)

15

## Synchronous binary counters using D flip-flops

- $D_{Q0} = Q_0 \overline{Q_0} \cdot EN$
- $D_{Q1} = Q_1 \overline{Q_0} \cdot EN$
- $D_{Q2} = Q_2 \overline{Q_0} \cdot Q_1 \cdot EN$
- $D_{Q3} = Q_3 \overline{Q_0} \cdot Q_1 \cdot Q_2 \cdot EN$
- $CO = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot EN$

JK-FF equations

See Figure 5-11... compare with Figure 5-11.  
 JK-based design calls for 4 AND gates  
 D-based design calls for 4 AND and 4 XOR gates

4-Feb-09

Chapter 5 - ii: Registers (5.4-5.7)

16



# Serial Vs Parallel Counters


- If **serial gating** (chain of gates, info ripples through) is used  
→ serial counter (ex. Fig. 5-11a)
- If serial gating is replaced with **parallel gating** (this is analogous with ripple-logic replaced with carry-lookahead logic in our adder designs)  
→ parallel counter (ex. Fig. 5-11b)
- Advantage of parallel over serial counter:  
faster in certain occasions (1111 → 0000)

4-Feb-09

Chapter 5 - ii: Registers (5.4-5.7)

17

# Up-Down Binary Counter



UD = 0: count up

UD = 1: count down

4-Feb-09

Chapter 5 - ii: Registers (5.4-5.7)

18

## Up-Down Binary Counter (cont.)

UD	Q2	Q1	Q0	Q2.D	Q1.D	Q0.D	UD	Q2	Q1	Q0	Q2.D	Q1.D	Q0.D
0	0	0	0	0	0	1	1	0	0	0	1	1	1
0	0	0	1	0	1	0	1	0	0	1	0	0	0
0	0	1	0	0	1	1	1	0	1	0	0	0	1
0	0	1	1	1	0	0	1	0	1	1	0	1	0
0	1	0	0	1	0	1	1	1	0	0	0	1	1
0	1	0	1	1	1	0	1	1	0	1	1	0	0
0	1	1	0	1	1	1	1	1	1	0	1	0	1
0	1	1	1	0	0	0	1	1	1	1	1	1	0

Up-Counter
Down-Counter

4-Feb-09

Chapter 5 - ii: Registers (5.4-5.7)

19

## Up-Down Binary Counter (cont.)

		Q1 Q0			
		00	01	11	10
UD Q2	00				
	01				
	11				
	10				

Fill-in the Karnaugh maps for Q2.D, Q1.D and Q0.D, simplify, and derive the logic diagram using (a) D-FFs and (b) T-FFs

4-Feb-09

Chapter 5 - ii: Registers (5.4-5.7)

20

# Binary Counter with Parallel Load


- (Next slide) gives the logic diagram and symbol of a 4-bit synchronous binary counter with parallel load capability. The function table for this binary counter is

Load	Count	Operation
0	0	Nothing
0	1	Count
1	X	Load

4-Feb-09


Chapter 5 - ii: Registers (5.4-5.7)

21



# BCD counter

- The binary counter with parallel load can be converted into a synchronous BCD counter by connecting an external AND gate to it.



4-Feb-09

Chapter 5 - ii: Registers (5.4-5.7)

23

# BCD counter (cont.)

- The counter starts with an all-zero output.
- As long as the output of the AND gate is 0, each positive clock pulse transition increments the counter by one.
- When the output reaches the count of 1001, both Q<sub>0</sub> and Q<sub>3</sub> become 1, making the output of the AND gate equal to 1. This condition makes Load active, so on the next clock transition, the counter does not count, but is loaded from its four inputs.
- The value loaded then is 0000.

4-Feb-09

Chapter 5 - ii: Registers (5.4-5.7)

24

# Arbitrary Sequence Counter

- Given an arbitrary sequence, design a counter that will generate this sequence.
- Procedure:
  - Derive state table/diagram based on given sequence
  - Simplify (using K-maps, etc)
  - Draw logic diagram
- Example: Use D-FFs to draw the logic diagram for sequence generator (counter) for:  $0 \rightarrow 7 \rightarrow 6 \rightarrow 1 \rightarrow 0$  (000  $\rightarrow$  111  $\rightarrow$  110  $\rightarrow$  001  $\rightarrow$  000)